Very-large-scale integration

Results: 159



#Item
11IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 8, NO. 3, JUNEA Survey of Design Techniques for System-Level Dynamic Power Management

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 8, NO. 3, JUNEA Survey of Design Techniques for System-Level Dynamic Power Management

Add to Reading List

Source URL: si2.epfl.ch

Language: English - Date: 2005-05-20 05:52:59
    12IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 9, NO. 1, FEBRUARYEnergy-Efficient Design of Battery-Powered Embedded Systems

    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 9, NO. 1, FEBRUARYEnergy-Efficient Design of Battery-Powered Embedded Systems

    Add to Reading List

    Source URL: si2.epfl.ch

    Language: English - Date: 2005-05-20 05:53:08
      13554  IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 6, NO. 4, DECEMBER 1998 Power Optimization of Core-Based Systems by Address Bus Encoding

      554 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 6, NO. 4, DECEMBER 1998 Power Optimization of Core-Based Systems by Address Bus Encoding

      Add to Reading List

      Source URL: si2.epfl.ch

      Language: English - Date: 2005-05-20 05:52:30
        14IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 9, NO. 6, DECEMBERSynthesis of Hardware Models in C With Pointers and Complex Data Structures

        IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 9, NO. 6, DECEMBERSynthesis of Hardware Models in C With Pointers and Complex Data Structures

        Add to Reading List

        Source URL: si2.epfl.ch

        Language: English - Date: 2005-05-20 05:53:07
          15IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS  1 A Novel Programmable Parallel CRC Circuit Martin Grymel and Steve B. Furber, Fellow, IEEE

          IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS 1 A Novel Programmable Parallel CRC Circuit Martin Grymel and Steve B. Furber, Fellow, IEEE

          Add to Reading List

          Source URL: apt.cs.manchester.ac.uk

          Language: English - Date: 2014-05-13 09:16:22
            16IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. XXX, NO. XXX, XXX 201X 1  Memristor-Based Material Implication (IMPLY)

            IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. XXX, NO. XXX, XXX 201X 1 Memristor-Based Material Implication (IMPLY)

            Add to Reading List

            Source URL: webee.technion.ac.il

            Language: English - Date: 2013-09-12 14:34:24
              17IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 22, NO. 4, APRILDesign Flow for Flip-Flop Grouping in Data-Driven Clock Gating

              IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 22, NO. 4, APRILDesign Flow for Flip-Flop Grouping in Data-Driven Clock Gating

              Add to Reading List

              Source URL: euler.ecs.umass.edu

              Language: English - Date: 2014-03-31 16:24:12
              18Workshops on Extreme Scale Design Automation (ESDA) Challenges and Opportunities for 2025 and Beyond Workshops on Extreme Scale Design Automation (ESDA) Challenges and Opportunities for 2025 and Beyond

              Workshops on Extreme Scale Design Automation (ESDA) Challenges and Opportunities for 2025 and Beyond Workshops on Extreme Scale Design Automation (ESDA) Challenges and Opportunities for 2025 and Beyond

              Add to Reading List

              Source URL: cra.org

              Language: English - Date: 2015-05-07 13:44:28
              19This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS 1  The Opt

              This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS 1 The Opt

              Add to Reading List

              Source URL: euler.ecs.umass.edu

              Language: English - Date: 2011-08-23 00:38:05
                20Custom Digital Placer Flow  .... ....

                Custom Digital Placer Flow .... ....

                Add to Reading List

                Source URL: pulsic.com

                Language: English - Date: 2014-05-07 18:26:47